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Sequential Circuits 
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Ab$troct-Innovallve synthesis for testabil ity strategies aim 
at considering testllbllity while synthesizing a circuit , wherns 
convtnlional desigD for tHtllbllity methods modify the design 
aOer the circuit structure is synthu iled. We describe II synthe-
sis appro~h that maps a behavlorll l FSM description Inlo a 
testable ga te-level Siructure. The term " testable" In this ~on ­
tUI, besides Implying the existence Oftesls, also means that the 
application of tHt pall rrns is facilitated. Deprndlng on the tesl 
strategy, the sta te registers of the FSM are modified e.g. as 
scan path or self-lest registers. The add it ional (unctionailly of 
these state registers Is ulillzed in S)'s lem mode by Interpreting 
them as "smart" state registers, capable of prGducing certain 
state transitions on their own. To make Ihe best u&t of such 
registers, we propose a novejstate encoding strategy ba!>td on 
an analytic formulation of the coding constraint satisfaction 
problem as a quadril le aulgnmenl problem. An additional 
mlnlmluatlon polential can be txplolted by appropriately 
choosing the pattern generator for &t lf-testable designs. Exper-
Imental results Indiute Ih ll, compar"'d wi th cODfentJonlil de-
sign for testability approaches, ,Igni lkant savings are possible 
this way. 
I. I I'ITRODUCTION 
CONVENTIONAL design for testability methods commonly require circuit modifications after the 
functional design is finished. Supplenlentary hardware 
used only for testing purposes has to be added (e.g. [151. 
(25 ]. (35]). Testabili ty can also be taken in to accoun! dur-
ing the synthesis of the circuit ('"synthesis for testabil-
ity"). The test strategy is detennined in advance, based 
on considerations such as test generation complex ity. reo 
quired test equipment. test application effon. tolerable 
hardware overhead, and fault coverage. The advantages 
of this approach are twofold. First , the circuit is designed 
fo r a specific test strategy: logic design decisions can be 
targeted toward obtaining circuits which are easily test-
able "by cons!r\lction'· (d. II]. (14J. (16], and 117]). 
Second, test hardware. which has to be implemented any-
way. can be utilized in system mode instead of being su-
perfluous after the test is finished. thus reducing the 
amount of logic needed 10 implement the system func-
tionality. 
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This paper describes an approach fo r transfonning a be-
havioral fi nite state machine (FSM) description inlO a 
struclUral description supponing a given test strategy. We 
focus on the synthesis of FSM's with state registers mod-
ified to enhance testability, e.g. scan path or self-test reg-
isters, called sman state regislers in the sequel. For an 
external test a scan path often stays necessary even if the 
circuit is sequentially irredundant (cf. [14J for a defini-
tion), since the worst-case length of an input sequence to 
detect a fault otherwise increases exponentially with the 
number of slOrage elements 129] . This is panicularly crit-
ical if the FSM is embedded in a larger circui t such that 
its inpuls and outputS are not directly accessible. The ap-
plication of test patterns is funher facilitated by including 
pattern generators for implementing a self-test. 
The main idea is that in test mode the above-mentioned 
storage elements cycle through a sequence of states. If the 
encodings of the present and the next state of the FSM are 
consecutive elements in this cycle, the state transition does 
not have to be implemented by additional logic, and the 
next state can be generated by using the test mode. By 
util izing the test logic fo r implementing a pan of the sys-
tem functionality. hardware overheads of testing can be 
reduced. 
In the sequel we first review some design for testabililY 
strategies for FSM 's and summarize their propenies in an 
abstract model. In Section III we give a synthesis proce-
dure that util izes these propenies 10 reduce the amount of 
combinalionallogic needed 10 implement FSM's. Section 
IV analyzes the solution in tenns of testability and area 
consumption . The main results are summarized in Section 
v. 
II . B ASIC PRINCIPLES 
A. Finite State Machines 
The behal'ior of a synchronous sequential circuit can 
be modeled with an FSM description (e.g. a slatc transi· 
tion diagram). its srrucwre by an interconnection of com-
binat ional logic and storage elements (see Fig. I). In in-
tegrated circuits these storage elements are generally 
realized with D-type latches or flip-flops. We assume a 
general Mealy machine 
:m. = (I, S, 0,/.,/0) 
with the input set I. the stale set S, the output set 0, and 
the next state and output functions 
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The FSM model is particularly useful for ci rcuits wi th 
irregular combinational logic and a relatively small num-
ber of storage elements. 
B. T~st Stral~g;ts alld Tut Equipment 
One of the most widely used design for testability 
methodologies is to incorporate a scan path, in which all 
the Hip-flops are connected as a seria l shirl register in lest 
mode. Test patterns thus can be shifled into the Hip-flops; 
lest responses can be shifled out. Examples of Ihis lest 
methodology can be found in (I S) (LSSD) and (35J (edge-
triggered scan design. ETSD) . 
Self-testable circuits conlain test pauem generatorii as 
well as response analyzers on chip. Depending on the test 
strategy. the pattern generator may be a linear feedback 
shift register (LFSR) 125). a cellular amomaton 1221. or 
a nonlinear feedback shift register [101 . In all these cases 
the memory elements work as D flip-flops in system mode, 
whereas in test mode a complex special ized behavior is 
desired. Although in some cases the same register may be 
used fo r pallern generation and response analysis [24], in 
the c ircuits typica lly modeled as FSM's this i~ more dif-
ficult [9] . An architecture for FSM's in which the system 
nip-flops can be configured as pattern generator and the 
responses are compacted in a sepa11lte multiple-input 
LFSR (M ISR) was proposed in 14] and 133] (see Fig. 2).1 
The MISR may be saved if the observabili ty of state 
variables is secured by other means (cf. e.g. 120)). 
C. Target StruCture of the SYfllhesis Process 
Both scan designs and sel f-testable designs demand 
more area than deSigns withaUi test aids. The addi tional 
area is required 10 modify the slomge elements. At least 
two modes of opemtion are needed. In system mode the 
storage elements merely load Ihe oUlputs of the combi-
national logic, whereas in lest mode some provision is 
made to apply test patterns or to capture test responses. 
Since a fair amount of hardware is spent to enable the 
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storage elements to perfonn these additional tasks, it 
would be desirable to util ize this increased functionality 
during nonnal system operation as well. 
Palle rn generators for self-testa ble designs in autono-
mous mode cycle through a fixed sequence of stales 10 
stimulate the cireuit. This propeny can also be used in 
system mode if the encodings of the present and the next 
state are consecutive elements in th is cycle. Whenever the 
next state code is produced by the pattern generation reg-
iSler. which has 10 be implemented for testing purposes 
anyway, it is not necessary to generate it in the next stale 
logie. Replacing the next state entries with don't cares for 
all such transitions greatly increases the potential for logic 
optimization of the combinational logic. Fig. 3 iIIustmtes 
a possible real ization of this idea [16]. An addit ional out-
put signal " Mode" detennines whether the state machine 
flip-flops behave like ordinary D fl ip-Hops or work. as a 
pattern genemtor. In the second case the state register is 
"sman " enough to generate the next state on its own. so 
the nut state signals generated by the combinational logic 
can be set to arbitrary values. 
A similar result can be obtained for scan paths by feed-
ing back the contents of the last storage element into Ihe 
fir.;t element of the chain. Depending on whether o r not 
the feedback is invened. Ihe resulting Slate memory be-
comes a loadable Johnson counter or ring counter. Such 
a "counler" is not mandatory- it is possible 10 choose 
any olher feedback structure as well-but these s imple 
feedback siruciures minimize the necessary overhead. 
There are three modes: a tes t mode (scan mode), a nonnal 
system mode, in which the storage clements work as D . 
flip-Hops, lind a feedback mode, in which the nexl state 
is produced by operating the storage elements as a coumer. 
The feedback. mode and the test mode are actually equiv-
alenl for all fl ip-nops in the scan chain (see Fig. 4). A 
special case, PLA-based FSM's implemented with load-
able Johnson counters as Slate memories. was previously 
investigated and found to be quite effective (2). However. 
the synthesis procedure presented there is not general 
enough for the majority of test register.; . 
Both approaches can be generalized in that there is a 
"sman " state register (in the sequel abbreviated SSR) that 
is capable of generating a number of state transitions on 
its own. This characteristic can be utilized to reduce the 
combinational logic of the FSM. The price to be paid is 
that an additional output signal must be produced by the 
combinational logic to control the state register mode. Ex-
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perimellIal evidence indicates that this e"pense is small 
compared with the possible savings. 
The main problem is to find a state assignment that will 
reduce the combinational logic required to implement the 
modified FSM . Conventional state assignment algorithms 
are not suitable for this purpose because the pattern gen· 
eration capabili ty of the state memory cannot be taken 
into account until after the state assignment. On the other 
hand, it is not necessarily advantageous to muimize the 
number of state trans itions generated by the SSR, since il 
may be impossible to funh er minimize the combinational 
network for the remaining state transitions. Both aspects. 
minimization by replacing next state entries with don·t 
cares and minimization by conventional logic optimiza· 
tion techniques, must be regarded concurrently during 
state assignment . 
D. Stott Assignmt lll Ml.'lhods 
Manr recent stal e: assignment algori thms for PLA·based 
FSM 's are based on the work of DeMicheli tl 01. III ], 
{121. After a '·symbolic minimization " of the FSM. in 
which a symbolic cover e with cenain coding cOflStraiOls 
is created, the task of the state assignment algorithm is to 
satis fy as many of these coding constraints as possible. 
• An adjacency consfroiOl requires a set of states to be 
encoded in a Boolean subspace not containing any 
other states [Ill . 
• A covering constraint between a pair of states reo 
quires that each state variable which is " I·· in the 
state to be covered has a correspond to a ··1·· in the 
other state (121 . 
The process is illustrated with the example in Fig. S, in 
which the state groups Z. U ~ and ZI U ZJ correspond 
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to the adjacency constraints and ~ ~ Z, and Zl ~ Z, 10 
the covering constraints. Since the first and the third line 
in the minimized table of Fig. S completely cover the sec· 
ond line, the outputs in that line can be left unspecified. 
The state assignment Z,: I I ,~: 01, Z): 10 satisfies all 
these constraints and the number of PLA product terms is 
reduced to 7. 
For four of the symbolic implicants no reduction is pos-
sible, because they do not give rise 10 any constraints and, 
therefore. are not considered in the encoding process . 
They can, however. be completely saved if the ideas of 
subsection II·C are applied. A self-test register based on 
an LFSR with a feedback polynomial p(x) .. I + x + x 2 
can produce the Slate transitions 00 -- 00. II ... 01. 
01 .... 10, and 10 ..... li on its own . with Mode'"' 0 caus· 
ing the SSR to sw itch to LFSR mode , only three product 
tenos are needed for the combinational logic of the FSM 
(Fig . 6). 
Ill. SVNTHESIS PROCEDURE 
A. Problem Formulation 
To incorporate the ideas of subsections H-C and 11-0 
into a synthesis procedure for PLA·based FSM ·s. three 
different mechanisms of reducing the number of product 
tenos should be taken into account: adjacency relations, 
covering relations. and transitions realizable with the SSR. 
Our approach is based on the analytical formulation of a 
cost function for Ihe state aSSignment problem, in which 
the SSR transit ions can be easily incorporated . Let s be 
the number of states of the FSM , nnd " the number of bils 
used for the encoding of these Slates. We use the minimal 
number of state bits, no = POS) s 1 ' since choosing a 
number n > no only rarely decreases the PLA area 123], 
[321. panicular\y if the area of the additional Hip-Hops is 
also considered . 
lRjinifion J.- The adjacency matrix, A , of a minimized 
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symbolic cover e is an s x s matrix of nonnegative in-
teger entries a;J' For i *- j the val ue U;j corresponds to the 
number of adjacency constraints of e to which states i and 
j both belong: the diagonal entries a il are selto O. 
Definition 2: The distance lIIa/rix, D, is a 2~ x 2~ m~­
trix with Boolean entries d ij e to. I} . where dlj = 0 if the 
Hamming distance of codes i and j is less than or equal 
to I. ~nd dij == I otherwise. 
Similar adjacency and Hamming distance valucs have 
been used in other state assignmem algori thms (see [3J 
for one of the first references). In a good assignmem. state 
pairs appearing together in many symbolic implicants are 
assigned to codes with small Hamming dislances, pref-
erably to adjacent codes, lei 
,p; {SI . . , s, } .... {(qt , .. q:>lk e {1 . .. sl} 
be an injective mapping, which assigns a unique code 
(qt· . , q!) 10 each slate St . Then a paniai COSt of 
a(i. j , /fI) : = l . alJ . d~j , ~j) 
is incurred by the assignment of a pair of nonadjacent 
codes I/I(i) and rbU) (d~il~n = d~j)~/) > 0) to states 
appearing together in symbolic implicants of e (uij = ajl 
> 0). The factor ! takes the symmetry of the matrices A 
and D into account. Matrix A collects the information 
about pairs of states from the minimized symbolic cover: 
matrix D contains the infonnation about pairs of codes 
necessary for the encoding process. To include the cov-
ering conditions, two addit ional matrices are necessary. 
Defi llition 3: The state corerillg mUlrix/ S, of a min-
imized symbolic cover e is an s x s matrix of nonnega-
tive integer entries Si; ' where Si; correSJXlnds to the num-
ber of implicants of e that require covering state j with 
state i. 
Definition 4: The code cOI'erill8 matrix, C, of an r-bit 
code is a 2n x 2n matrix with Boolean entries C;j e {O. I}, 
where eli = 0 if code i covers eodej, and e,; == lother-
wise . 
A cost function similar to a (i ,j,,p) can be formulated 
for the covering constraints. A partial cost of 
xU.j, 1/1): = s~ · cO('J~ J J 
is incurred if state i should cover state j ($,; > 0) and code 
rbO) docs not cover code I/IU)(Cea..1 JJ > 0), To describe 
the effect of the SSR transitions, two more matrices are 
introduced. 
Defillition 5: The transition malrix. T. of a minimized 
symbolic cover e is an s x s matrix of nonnegative in-
tegerentries ' f}' where I ;j is the number of implicants with 
a present state i and next slatc j, which do not belong to 
an adjacency or covering constraint of e . 
Definition 6: Thcpallern malrix. p , of an r-bit panem 
generator is a 2n x r matrix with elliries Pij e {O, I}. 
where P i) = 0 if code j is Ihe successor of code; in the 
sequence generated by the autonomous SSR. and P ij = I 
otherwise. 
'N(>l~ ,h., Ihis malT; ' is • si mpil: cxtcnsion of th~ ma,Ti. I.m,~d adja· 
e.""y malTi. in ( 121. In spilt of ,he nam ing. il doc. 1\01 eo"". pond ,0 Ih~ 
mill; , in,roduced in Defini,ion I of Ihi l paper. 
A=[: ~l D=[~ 0 0 il 1 0 1 0 0 1 0 0 0 
s=[~ ~l c=[~ 1 1 fl 1 0 1 0 1 0 0 0 0 
T=[~ ~l p=[1 1 1 ~l 1 1 0 0 1 1 0 0 1 
~ ill . 1. E .. mplc ma,rices ror Ihe FSM or Fig. ~. 
If transitions nOl minimizable with the help of adja-
'cency or covering constraints (I~. > 0) cannot be realized 
with the help of SSR transitions (p~/)~jl > 0), this cor-
responds to a cost functi on value of 
rU,j, 1/1) := t~ . PO(I)~jt. 
Examp/e: For the cover of Fig. 5, the matrices in Fig. 
7 are obtained. In matrices A . S. and Tthe ith row/col umn 
corresJXInds to state Zi' The order of cllIries in matrices 
D. C, and P corresponds to the codes 00, 01, 10. and I I 
in that sequence . For matrix p . an LFSR with a feedbac k 
polynomial p(x) = I + x + x 2 was used. Note that A and 
D are symmetric matrices, whereas S, C. T. and P are not. 
Finding an appropriate assignment 4> such that as many 
adjacency and covering constraints as possible are satis-
fied and that the remaining state transitions are prefer.tbly 
produced by the SSR can then be formLllated as a combi· 
natorial optimization problem: 
min (,p): V(rb) = ;: [kl a(i.j, l/I) + 1.:2 ' x(i.j . 1/1) 
.. , 
+ 1.:) • T(i.j, ,p)l 
VaCI/I) + Vc{l/I) + V,(,p) 
with certain weighting factors k" 1.: 2 , k) 2: O. The com· 
pletc cost functio n consists of three terms, one for the 
violation of adj~cency constraints. a second for the vio-
lation of covering constraints. and a third for the remain-
ing transitions not realizable with the help of the SSR. 
Definition 7: The assignmellt matrix, X, of a state as-
signment 1/1 is an s x 2" matrix with Boolean entries X,t e 
to, I}. where X,I = I if I.: '"" /fI(O and Xit = 0 otherwise. 
Using this matrix, the problem can be form ulated as a 
0-1 integer program in which the product Xit • Xjl selects 
all !hose cost values belonging ' 0 the current assignment: 
min (X ): VeX ) = L; [k l ' ~ . aiJ . d'i + 1.:1 .fi; ' CIJ 
;.j.i .1 
+ k) . td . p.tIl . Xit . xJI 
= ~ Vijt,'xit'xjI 
I.J.t.I (I) 
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w.r.i. : ~X;k :s: I V, (2) , 
~Xik " I 
• 
Vi (3) 
Xi'; E to, I} Vi. k. (4) 
The s + 2~ linear conSlraifl[s (2) afld (3) ensure that X 
indeed represents an injective mapping .p. i. e., that each 
stale is assigned exactly one code and each code is as-
signed to at most one state. 
£wmpfe." For the example of Fig. 6 the assignment 
matrix. X. is 
and the minimal cost value VeX ) = 0 is obtained. Both 
adjacency constraints are satisfied Wa(X) = 0), si nce the 
state groups {ll< ~) and {21 • Z)} are bOlh coded with a 
Hamming distance of I. The code for ZI covers the code 
for ~ and Zl (V~(X) = 0) and all the remaining tr.tnsitions 
are realized with the help of SSR tnlJlsilions ( V,(X) :: 0). 
The problem comprising ( 1)- (4) is a well-known com: 
binatorial optimization problem . the quadratic assign-
mem problem 119J. It was proven to be NP-complete 118J. 
but because of its re levance for many applications much 
effon was spent in developing feasible solution methods 
(see 17J for an overview). We use an ellaCI algorithm using 
implicit enumeration techniques from IS} for FSM's with 
up to eight states. For larger machines. al least 16 state 
codes have to be considered and the exact algorithm be-
comes quite slow . In these cases. we use heuristic algo· 
rithms [6]. [8] . Since slate assignment is an NP-hard 
problem 134[. the use of heuristics is inevitable. How-
ever, by representing the state aSSignment problem as a 
quadratic assignment problem. a very general problem 
fomlUlat ion and solution method are obtained. allowing 
different Iypes of coding constr .. ints and arbitr .. ry SSR ·s. 
B. Adequacy of/he Formuflilioll 
In the above framework, only pairwise adjacency re-
lations can be represented. A group of m states to be en-
coded in a minimal subspace of Boolean r-space is split 
into t m (m - 1) state pairs. The minimization (I) at-
tempts to code all these state pairs with a Hamming dis-
tance of I . which is obviously not possible (for III > 2). 
Within a single state group. the minimization of E t a ;j 
. dOl ilO(i) can be reduced to a minimization of E dol})6I. ,) 
over all admissible code pairs .p(i). 4>(j). because a ij is 
constant within this state group. Alternatively. E (1 -
dO(; ~ 6I. iI) can be maximized; i.e .. the maximum number 
of adjacent codes is sought. Situations with isolated state 
codes. i.e .. state codes not adjacent 10 any other state 
code. are obviously not optimal : the number of adjacen-
cies could simply be inc reased by encoding the isolated 
Y -i 
-(f ./ -/ 
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3 adjacencies 4 adjacencies 
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state with any unused code adjacent 10 one of the other 
Slate codes. The remaining possibilities for In "" 4 are 
illustrated in Fig. 8. 
In what follows we prove thaI maximizing the number 
of adjacent code pairs guarantees not only that pairs of 
symbolic implicants can be merged, but also that adja-
cency groups 5 with an arbitrary number of states m :: 
151 are encoded in a minimal subspace of dimension 
POg1 m l . As a consequence. for In == 2t all correspond-
ing transitions can indeed be merged into one. Let 
I{cdc, :: III := Nc. 
Theorem J." Encoding the elements of an adjacency 
group 5 in a Boolean subspace of minimal dimension 
flogl 15 Il such that Nc subsets of states with cardinality 
i (corresponding to the values C; :: I) are encoded in 
cubes of dimension i, maximizes the number of pairwise 
adjacencies. 
Proo/" Theorem I is proven by induction on k. Let 
A(5) be the maximal number of pairwise statc adjaccncies 
wi thin a slate group 5 and lei A(51• 52) be the ma)(imal 
number of adjacencies hetween states of different groups 
51 and 5z. 
I) k = I. In e {I, 2. 3). trivial. 
2) Assume that Theorem I is valid for m :: Er:-J ci2i. 
3) Prove that Theorem I is valid for 1/1' "" E~_ o cJi. 
For m ' :: 2t , the number of edges in a hypercube 
of dimension k is t m'k. Having encoded the s tates 
in a hypercube of dimension k. there exists a state 
variable q; that panitions 5 into two disjoint subsets 
5A :: {s E 51qi :: O} and 58:: {s E 5 1qi "" l}. 
Both subsets (dimension I 5A I :: 1581 = m' /2 = 
2t - I) are encoded in disjoint hypercubes of dimen-
sion k - I . Because of 2) the number of adjacencies 
within the subsets is mll)( imizcd by this encodi ng, 
I In' 
A(SA) :: A(5s ) :: "2 T (k - I). 
The numher of adjacencies between the disjoint hy-
percuhes SA and S8 is bounded by 
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So we have 
A(S) = A(S .. ) + A(SB) + A(S ... SIl) 
1 m' m' I 
!5 2 1:"2 (It ~ \) + "2 ., 1: m'k. 
Therefore, ! m'lt is an upper bound for A(S). By 
encoding the states in a hypercube of dimension It, 
this upper bound is reached: i.e ., the number of ad-
jencies is maximized. The case m' > 2k can be 
treated analogously by using a state variable to par-
tition S into two disjoint subsets S .. , IS .. i = 2k and 
SB.ISBI <2k. • 
In upcriments it turned out that changing the entries 
of the distance matrix. D. from Boolean values du E to. I}to nonnegative integer values d;j equal to the Ham· 
ming distance of codes i and j improved the results for 
two-level state assignment. The reason seems to be that 
more information is provided by this modified matrix D. 
although the optimality proof given is no longer valid in 
this case. 
If III is not a power of 2 and the total number. s, of 
states is smaller than the number 2~ of available state 
codes, it may stil l be possible to merge all the correspond-
ing In transitions: Some codes in the Boolean subspace 
determined by these transitions can be left unused by en-
coding the other states outside of that subspace. The cost 
function value obtained for (I) does not reflect this pos-
sibility. If a small negative value is assigned to all the a;j 
previously set to O. i.e .. those state pain; not to be en-
coded in a Boolean subspace. the cost value decreases if 
states i and j are assigned to codes with a large Hamming 
distance; hence nonadjacent states are kept apart from 
each other. In what follows this modified cost function is 
denoted Ya(X). 
C. Experimental Validatioll 
Deciding whether a Boolean function can be imple-
mented in two· level fonn with some number. K. of prod-
uct terms belongs to the elass of NP-complete problems 
118] . Thcrefore. we cannot expect to find a cost function 
for a given state assignment accurately predicting the 
complexity of the resulling combinational logic, which 
can be computed in polynomial time. To be useful as a 
heuristic, the cost function should, however. be able to 
distinguish between good and bad state assignments with 
a high probability. Another problem is that exact logic 
minimization is infeasible for larger Boolean functions. 
Even if th~ optimal state assignment were known. it might 
not yield the best implementation obtainable in pr<lctice. 
Hence the only possibility of testing the quality of the COSt 
function is to validate it ellperimentally . 
For several FSM ellamples were generated a series of 
random state assignments. For each state assignment we 
evaluatcd the cost function V.(X) and V.(X) + V,(X) and 
minimized the resulting combinational logic. Comparing 
the cost function value and Ihe actual implementation cost 
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Fig . 9 . Predictive value of tile cost fUlICtioo . 
should indicate how good the cost funclion estimate is. 
Results for a typical example are illustrated in Fig. 9. It 
tums OUI that the cost function V.(X) alone gives a me-
diocre prediction for the ranking of different state assign. 
ments with respect to the complexity of the combinational 
logic (see Fig. 9(a». The correlation coefficient, r, of a 
linear regression in Fig. 9(a) is r = 0.64: Spearman's 
rank correlation coefficient rs = 0.62. Unfavorable re-
sults panicularly have to be ellpected when only a small 
number of adjacency constraints can be derived: In this 
case the minimization potential is mainly due to covering 
relations and other effects nOI modeled in the cost func-
tion. By ut il izing the SSR transitions. the FSM transitions 
not included in adjacency constraints can also be mini-
mized. This is considered in the composite cost function 
V(X ) = i?(X) + V,(X), which gives reasonably accurate 
estimates for the resulting logic (sec Fig . 9(b) for the FSM 
example of Fig. 9(a)). The correlation coefficient of a lin· 
ear regression, r, in Fig. 9(b) is r = 0.81: Speannan's 
rank correlation coefficient r 5 = 0.77. 
D. Mullilevel Logic 
Multilevel logic synthesis programs differ from two-
level programs in that expressions can be factored and 
common subcllpressions can be elltractcd. The multilevel 
state assignment algorithm developed by Devadas et al. 
[13J seeks to create common cubes. Two approaches can 
be distinguished: one maximizes the size of common 
cubes ("'fan·out oriented'"). while the other maximizes 
the frequency with whieh common cubes occur ('"fan-in· 
oriented'"). In ei ther case, a heuristic cost function is 
minimized. Using the assignment matrill, X, fo r repre-
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scnting the resulting state assignment . the cost function 
can be writlen as 
V.,(X) "" E (all ' du ) . Xi • . xjI ' 
i.j,'" 
where dtl represents the Hamming distance of codes k and 
I. Since this cost function has Ihe same mathematical 
structure as the cost function for two-level logic, SS R 
tmnsitions can be taken inlo account in exactly the same 
way . The values a ij are not derived by symbolic mini-
miution but by estimati ng the number of common cubes 
that can be extracted from the resulting combinat ional 
nc twork . The coefficients " ij now represent the impor-
tance of encoding states i and j with a small Hamming 
distance. The adjacency va lues U oj in ou r algorithm are 
generated in a way similar 10 that in 11 31, except that we 
count multiple edges in the state transition graph only 
once. since the creation of common cubes caused by the 
state encOOing does not depend on the multiplicity of 
edges. 
Thus. a unified fmmework for both two-level and mul-
tilevel state assignment is obtained. Design style specific 
knowledge enters into the coding constminl generation 
step, whereas the 5OIUlion algorithm for the mathematical 
optimization problem ean be kept generic. 
E. ImplicUliolu of Ih~ SSR StrUClurt 
Until now the char:lcterislics of the SSR were needed 
only to determine the pattcrn matrix, P. Therefore, any 
SSR described by such a matrix can be accommodated: 
Johnson counters. ring counters, LFSR's, nonlinear feed· 
back shi ft registers, cellular automata, etc. For self-test-
able designs the choice is based on the required fault cov-
erage and the hardware ovemead. l FSR's with primitive 
feedbac k polynomials can be used to obtain a maximum 
length test sequence. In general one such polynomial is 
takcn from a table listing prim itive polynomials over 
GF(2), e.g. [31[. In order to minimize LFSR area . i.e., 
to reduce the number of XOR'S, min imum weight poly-
nomials are often preferred. 
In thc synthesis method presented in this paper, the state 
assignment depends on the feedbac k polynomial and so 
does the complexity of the resulting combinational logic. 
The optimal solution requires an LFSR structure that is 
best suited to the FSM under consider:ltion. Choosing the 
feedback polynomial of the LFSR by minimizing the cost 
function presented earlier over all peninent polynomials 
p(x), i .e ., all pallem matrices p, thus provides an addi-
tional degree of freedom. Although the number of poly-
nomials which have 10 be considered grows uponentially 
with the number of fl ip· fl ops, il is still small for typical 
FSM's, such that encoding the states for all polynomials 
to choose the best solution is feasib le. An interesting fact 
is that it does not matter whether a standard implemen-
tation or a modular implementation P8[ of the l FSR is 
chosen as long as a minimum weight polynomial of the 
fonn p(x) "" I + Xi + ~! , 1 :S i < /I, is used. The reason 
is that in this case the twO implementations differ only in 
standard implementation 
e"'~"'3 
modular implementation [8: ... :0tB: ... =BJ 
FiS. 10. St.ndart! and t"odula' LfSIt wilhl'[.I~ - I .. x ' + ~ .• 
the sequence of fl ip-flops (sec Fig. 10). wh ich is irre le-
vant to state assignment and logic minimizat ion. Matrix 
o remains unChanged. because the pemlUtation of coding 
columns docs not influence the Hamming distance of 
cOOes. 
leI p(x) - 80 + 81x + ... + g._ IX"· 1 + g.x " , 
go "" g. ;; I. be the LFSR feedback polynomial. The 
eonlents of the n LFSR states q = (qo . , , q. _ I) T can be 
described by the recurrence equation q(1 + I) ,., 0 . q(t) 
with 
o o o 
c - o 
o o 
8. g • • 1 
The reciprocal polynomial of 8(x) is pr(x) "" I + 8n _IX 
+ ... + 8IX" - 1 + .1'. 
Theorem 2: An LFSR with feedback polynomial p(x) 
produces II code sequence which, when reversed, is equal 
to the sequence produced by the reciprocal feedback poly-
nomial pr(x). 
Proof: The recurrence equation fo r the LFSR with 
the reciprocal feedback polynomial pr(x) is r (1 + I ) "" 
H . r(I), where 
o 
II : 0 
o o 
g, g, 
o 
o 
It can be easily verified that for 80 '" g. = I G . H = I. , 
the n x n identi ty matrix. The recurrence equations for k 
time steps are 
q(1 + k) '" 0' . q(t), 
r(1 + k) _ fi t , ret) .. r(l) = H~ . r(1 - k). 
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If we start with the same register contents in both cases. 
r(to) = q(to) for some time to, using the above equations 
we get 
q(to + k) = Gt • q(lo) = G" . r(IO) 
... Gl·H~·r(to-k) 
"" G"-I . G· H · HO- I • ,(to - k) 
=Gt - I· ln· H t - l. '(to-k) = •.. 
= I • • ,(to - k) 
"" ,(to - k). 
Thus the contents q(to + k) of an LFSR k time steps after 
10 are equal to the contents '(10 - k) of the LFSR with 
reciprocal feedback polynomial k steps back in time. Since 
G and H are nonsingular matrices for 80 "" 8. = I , the 
derivation is also valid fo r k < O. • 
Because of this, the pattern matrix, p r, obtained for 
p'(x) is equal to the transpose of the pattern matrix P for 
p(x). 
Some worthwhile theoretical results can be derived for 
Johnson counters (Fig. 11). Each pattern has a unique 
successor and predecessor in Johnson counter mode. The 
number of cycles is 
1 ~ _I' 1 Z{n)=-·L.. ol>(d)·2 -_ . 
2n dl. 2n 
[21], where ol> denotes the Euler function . Similar to an 
LFSR, the behavior of a Johnson counter can be described 
by a recurrence equation q(1 + I) = J . q(l) e e, where 
o o o 
J= 
o 
o o 
is a cyclic shift operator and e = (0 ... 0 I)' performs 
the complementation of the feedback signal. 
Let HD(i, j) be the Hamming dis tance of two codes i 
and j and let w(q) denote the weight of a veClor q, i.e., 
the number of I 's in this vector. The Hamming distance 
of two codes i and j is HD(i. j) = w(i e j), and rotating 
a vector does not change its weight, w(J . q) = w(q). 
Defini/ion 8: The cycle distance. dr{i, f). of two codes 
i andj belonging 10 the same Johnson COUlller cycle. c is 
the number of transitions necessary to get from i toj. 
Theorem 3: The Hamming distance of all the patterns 
of a cycle c with the same cycle distance is identical. 
de(i.j) = deCk. I) .. HD(i.j) "" HD(k. I). 
Proof: From the recurrence equation we get q(1 + 
k) = J' q(t) iii r:~:J J I . e. Then we can derive the 
follow ing resu lt forthe Hamming distance of two patterns 
Fig. I I. Johnson counlU . 
with the cycle distance de = k: 
HD(q(1 + k), q(/» 
= w(q(t + k) e q(/» 
:::: w(Jt . q(/) e L J I . e e q(/» 
; _ 0 
H ) el:i'e 
._0 
( H) = W (J~ e I~) . (J . q(1 - I) iii e) iii .~ i . e 
.-. 
= W(J(Jt e I.) . q(1 - I) iii .~ i . e) 
.-, 
H ] ) iii .l: i . e 
.-. 
= w(J~ iii In) • q(1 - I ) iii Oil i . e) 
i - O 
= HD(q(1 + k - 1), q(t - I». 
By induclion it follows thai any two pallerns with the same 
cycle dislance de :::: k have the same Hamming diSlance. 
• 
Example: For the case n ... 2, there is only one cycle 
00 -- 10 ..... II ..... 01 ..... 00 comaining all the 2-bit pat· 
terns, Z(2) = I . The cycle distance of code 00 and 10 is 
I. the cycle dis tance of 00 and II is 2. Ail ihe codes wilh 
a cycle diSlance of I have a Hamming distance of I. all 
the codes wilh a cycle dislance of 2 have a Hamming dis· 
tance of2. 
Corollary: There always exislS a Johnson counter cycle 
in which all conseculive codes are adjacent. It includes 
the all·zero code q(to) = O. 
Proo!, 
de(q(t + I), q(I» 
= dc(q(/o + I). q(to» [ = J[ ... 
HD(q(t + I) . q(I» 
= HD{q(/o + I). q(to» 
= w«(J . q(to) e e) iii q(lo» = wee) = I. • 
The satisfaction of adjacency constraints in [2 J mainly 
depends on this corollary. Because of Theorem 3. firsl 
determining the Johnson counter transitions and after-
wards trying 10 embed these state chains in the Johnson 
counter cycles such that as many adjacency constraints as 
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possible arc: satisfied is nOi a very good strategy. The 
number of satisfiable adjaceney constnlints between the 
different states of a Johnson counte r cycle is independent 
of the placement of states within this cycle; it depends 
only on the SSR tnlnsitions chosen and the Johnson 
counter cycle to which the states arc: assigned. In our al-
gorithm we therefore choose the SS R transitions concur-
rently with satisfying the adjacency constraints . 
IV . ANALYSIS OF THE SOLUTION 
A. Ttslobility 
Consider the modified self-test structure of Fig. 3. The 
additional control signal Mode is included in the signature 
analysis process to detect faults in the logic producing this 
signal. If the Mode signal is produced correctly, there are 
two more reasons why the circuit might not work as re-
quired. Either the Mode line to the pattern genenltor con-
trollogic can be stuck at 0 / 1 o r the control logic itself is 
faulty . Both faults can be detected by switching the pat-
tern genenltor to system mode and applying two test pat-
terns that produce signals satisfying the condition 
Mode - 1,/.(1.5) '* SSR+(s) 
,"" 
Mode - O. /.(i, 5) *" SSR+(s). 
For outputs with these propenies a faul ty next state is 
reached. The existence of test patterns causing such out-
puts is guaranteed by Theorem 4. To be able to distin-
guish the faulty state. s l(t + I), from the correct Statc, 
sO + I), there has to be some input pattern. i, for which 
the output, 0(1 + I), or the next state. set + 2) , is d iffe r-
ent. A sufficient condition is that 5(/ + I) and s l(t + I) 
not be equivalent. But that is not strictly necessary: If 5 
and 51 arc: equivalent and there exisls an input i such that 
i.(I, 5) and i.(i, 51) have different stale codes (i .e .. the 
two states are nOI I-equivalent), the fau lt also manifests 
itself in a wrong signature. 
Theorem 4: The addi tional hardware of the modified 
self-test structure is testable for all single stuck-at fau lts 
if the FSM does not contain I-equivalent states. 
Proof: Assume that for one of the Mode values no 
input combination with /.(i, 5) #- SSR+(s) exists. Then 
the nelll state of the FSM is always identical to the next 
state o f the SSR in this Mode. Iflhis happended for Mode 
= I (D-Hip-Hop mode) , the FSM under consideration 
could be implemented by the pattern generation register 
without additional ha rdware. Then the D-Hip-ftop mode 
is redundant and would be elim inated in the synthesis pro-
cess. If the problem occurs for Mode:: 0 (SSR mode), 
being able to switch to SSR mode does not help in mini-
mizing the combinational logic of the FSM . Mode Signal 
a nd additional control logic are redundant and are elimi-
nated in the synthesis process. • 
Test patterns with the required propenies are contained 
in the normal patte rn generator sequence with a high 
probability. so that no additional etfon is needed to gen-
erate them besides switching to system mode for one clock 
cycle each. 
Consider the modified scan path structure of Fig. 4 . 
The control signal Mode is nm direct ly observable and 
should be stored in an additional Hip-Hop in the scan 
chain. Thus, the combinational logic producing this sig-
nal can be checked. Apan from faults in the additional 
control logic, which can be treated as in the last section. 
the Johnson counter feedback and the multiplexer for 
SOI / SOO might nOI work properly. It is easy to test these 
addi tional gates for stuck-at faults . The output of the mul-
tiplelter is observable via the first Hip-Hop of the scan 
chain. The inputs are controllable by shifting in appro-
priate signals into the scan chain , because if it were not 
possible to set the inputs to values such that an input or 
output stuck-at fau lt became visible, the corresponding 
signal could be replaced by the peninent constant. which 
in tum would reduce the amount of combinational logic 
needed. In other words: The additional gates, if nm re-
dundant, can be tested together with the rest of the com· 
binational logic of the FSM . 
B. Exp~rim~"'DI R~sulls 
The complete logic synthesis process for scan path test-
able and self- testable FSM 's is summarized in Fig. 12. 
Staning from a behavioral description, the coding con· 
strainls are generated either by symbolic minimization (fo r 
two-level combinational logic) or by an approach similar 
to 113) (for multilevel logic). They are analyzed and 
translated into the matrices A, D, S, C, and T. Matrix P 
is computed for a first default SSR belonging to the pre-
determined test strategy (scan path, self-test). These ma-
trices are then used by the quadratic assignment algo-
rithm. The resulting COSt function value can be compared 
for different SSR's to determine the SSR with the lowest 
cost. Logic minimization (eithe r two-level or multilevel) 
is then performed and a layout for the self·testable FSM 
is generated . 
We performed various experiments by running FSM 
benchmark examples from the MCNC Workshop on Logic 
Synthesis 1271 through a preliminary implementation of 
the algorithms presented . First . the machines were en-
coded and optimized disregarding the pattern generation 
capability of the state memory . We used the programs 
NOVA4 (two-level logic 132]) and MUSTANGS (multi-
tevellogic (13]) from the Octools distribution of the Uni· 
versity of California at Berkeley (30J. We then used our 
approach for self-testable FSM 's with LFSR's as pattern 
generators (KOALA~. 
' M"", u a(1Iy. the fllro4in, op\lOfI " ,hybrid" WI. uoed 10 obI.i n I f.ir 
comparison. bo:c'aouK our .Itoritllm ~rfomtS di.jooinl minimiauion ;ns,ud 
of Jyltlbolk mi nimi.ution \lntil now. 
'Il0l11. the rln-in·one nte" IIp.llm Ind ,he r. .. _ ,-orlcmcd .l.ori.ll m 
""f'" non . The bu. "" ult ...... Ia~en . 
"Karl,ruhe', op\,miud a»' l nmcnl ror ltMable aul"""'la . The ~ ... It. ift 
,hi,lable ... e .. Obtaincd ... 1.11 ,he ",,~mc.c .. t ,' _ - k, _ I in cos. func.ion 
(I). 
"" 
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generation of 
coding condit ions 
design 
BtyJe ytate assignment 
logic minimization 
I.Q layout generation 
Fig. 12. Ov.,,-ie w '''~r , t.. .ynl1l<:5i~ program rOT leSllbl. FSM ', . 
TABLE r 
Su .... Uy OF BF..~C H"'~.K R(SU~TS 
Characteri"ics of Two-Le,-d Rc~ulls Mull iluet Ruuh, 
Eumple (' ProdU~1 Tenn,) (I Lito",ts) 
SSR 
N,~ ;/0/' NOVA KOALA T",n._ MUSTANG KOALA 
,,' 27 / 56 / 121 '" '" '" 
on m 
plane, 7/ 19 / 48 
" " " '" '" 
'" 
6/ 3/ 32 
'" " 
• 
'" '" sly . 9/ ,O/YJ 
" " 
,
'" '" dk l6 2/3/27 
" " 
• no 
'" donfile 2/1 / 24 
" '" 
, 
'" " ,,' 9/ 19/ 20 .. 
" 
, 
'''' 
m 
" 
8/ 6/ 20 
"" " " '" '" ,', 8 / 6/ 20 
" " " '" '" e~2 2/ 2/ 19 
" " 
, 
'" '" kirkman 12/ 6 / 16 
" " 
, 
'" '" bb ... 7/7/16 
'" " 
, 
'" '" mark I 5 / 16 / 15 
" " 
• '" " dtS12 1/3/15 
" " 
,
" 
.. 
,,' 6 / 9 / 14 
" " " " " rnodulo12 1/1/12 
" 
, , 
" " 
The column i/o/s gi ve. Ihe number of input variable •• DUlput variabl •• , and SlaICS. respectively. The 
"" umn "SSR Tran$." gi~c. ,he numbcr uf fS M " ... ,i liun' realized by "sing lhe SSR •• p"ncm generalor. 
The combinational logic was optimi1;ed using an iden-
tical logic minimization procedure for the two ap-
proaches. This is particularly important for comparing 
mull ilevel logic resulls, since muhilevel minimizers are 
generally interactive and it would be impossible to distin-
guish between improvements owing to a modified circuit 
structure/state assignment on the one hand and a more in-
tensive logic minimization on the other. Therefore it does 
not make much sense to compare results for different mul-
tilevel stale aSsignments unless a common sequence of 
minimization steps is used . We used the standard misli 
130] script for multilevel minimization. Some of our re-
sults are summarized in Table I. For the two-level imple-
mentations of Ihe combinat ional logic the number of PLA 
product terms is given; for mult ilevel logic the number of 
literals is given. Compared with a conventional self-test 
solulion, the area for implementing the state registers stays 
the same. CPU time for the slate assignment was in the 
[",mge of minutes on a SUN 3f60, which was usually less 
than in the time needed for logic minimization. particu-
larly for a multilevel nonredundant implementation . It 
should be noted, however, that the number of states grows 
exponentially with the number of flip-flops, such that th is 
approach is not suitable for circuits such as data paths . 
For many examples , signi fi cant savings over a conven-
tional self-test solution a rc possible: however. because of 
output incompatibilities , not all the transitions realized 
with the SSR can be saved. An ellcel\ent illustration of 
this effect can be found in Table I: the only difference 
between the examples s l and sla is that for s la all the 
outputs are "0" (actually rendering this FSM useless ell-
cept for benchmarking purposes), so output incompalibil-
ities do not playa role, in cont rast to st. The problem is 
particularly imponant for two- level combinational logic: 
F.SC)l~Jl.MANN AND l'iI) NDF.RLlCH , OPTIMIZED SYNTHESIS T~CHI<IQUt:S 
it could be alleviated by separating the next state logic 
and the output logic. Sometimes there is a trade-off be-
tween satisfying adjacency constr<lints and utilizing SSR 
transitions. Since it is unlikely that there exists a cost 
function accurately modeling this effect without requiring 
exponential effort. it may happen that uti lizing SSR tran-
sitions actually increases the amount of hardware needed 
(cf. sl). In this case experimenting with different weight-
ing factors kl' k2' and k ) in cost function ( I) can help. 
Resul ts for scan designs have previously been pre-
sented / 161. In thc case where scan path registers are uscd. 
for all combinational fault models 100% fault cover<lge 
can be achieved (cf. subsection IV-A) provided that the 
minimizer generates irredundant combinational logic. As 
with all scan path approaches, the length of an input se-
quence to detect a fault increases linearly with the number 
of flip-flops. 
Since an SSR can only produce olle Ilext state for each 
present state code. the approach is especially suited 10 
FSM 's with sparse state trallsition graphs, i.e .. few tmn-
sitions per state, because then a large percentage of the 
transitions can be mapped to SSR transitions . Larger in-
dustrial controllers typically exhibit this structure (cf. 
/26\). For the smaller benchmark examples not listed in 
Table 1, which have strongly connected state transition 
gmphs. in genenll only sl ight improvements are achiev-
able. 
v. CONCLUSIONS 
To be able to test nontrivial sequential circu its at a rca-
sonable cost, a peninent design approach has 10 be cho-
sen. Integrating design for testability into the synthesis 
process. instead of modifying the circuit after ilS func-
tional design is completed, offers several advantages . The 
amount of additional hardware can be reduced by utilizing 
the leSI circuitry in system mode. The balTicrs to dcsign-
ing testable c ircuits are lowered, because the test circuitry 
is no longer considered a posldesign ovemead. 
Circuits with scan paths or self-testable circuits can 
provide a satisfactory solution to the problcm of testing 
sequential circuits. In th is paper we have presented a syn· 
thesis method which utilizes the increased functionality 
of the Storage elements of such circuits in the design of 
finite state machines. Both scan paths and self-test regis-
ters can be interpreted as "sman" state registers, capable 
of producing cenain state tmnsitions on their own. To 
make the best use of such registers we have proposed a 
state encoding strategy. An analytic fomlUlation of the 
state assignmem problem facilitates the use of sever.!! al~ 
lemative coding conditions. It provides a unified frame-
work for both two-level (PLA) and multilevel implemen-
tations. Choosing an appropriate feedback polynomial for 
LFSR pattern generators makes it possible to explo it a 
new minimiZation potential for self-testable FSM 's. The 
approach was applitd to a collection of benchmark FSM ' so 
Compared with conventional FSM implementations with 
scan paths or self-test registers, significant savings can be 
achieved. In its cUlTent fonn the approach, however, is 
'" 
not applicable to the synthesis of sequential circuits with 
a large number of storage elements such as data paths. 
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